Kim B., et al. , Apr. 2020, PCM: Precision-Controlled Memory System for Energy Efficient Deep Neural Network Training, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)

Nguyen D. T., Hung N. H., Kim H., Lee H.-J., May 2020, An Approximate Memory Architecture for Energy Saving in Deep Learning Applications, in IEEE Transactions on Circuits and Systems for Video Technology, Vol. 67, No. 5, pp. 1588-1601

Lee C., Lee H., Feb. 2019, Effective Parallelization of a High-Order Graph Matching Algorithm for GPU Execution, in IEEE Transactions on Circuits and Systems for Video Technology, Vol. 29, No. 2, pp. 560-571

Kim M., Choi J., Kim H., Lee H., 1 Oct. 2019, An Effective DRAM Address Remapping for Mitigating Rowhammer Errors, in IEEE Transactions on Computers, Vol. 68, No. 10, pp. 1428-1441

Kim M., Chang I., Lee H., 2019, Segmented Tag Cache: A Novel Cache Organization for Reducing Dynamic Read Energy, in IEEE Transactions on Computers, Vol. 68, No. 10, pp. 1546-1552

Lee H., Kim M., Kim H., Kim H., Lee H., 2019, Integration and boost of a read-modify-write module in phase change memory system, IEEE Transactions on Computers, Vol. 68, No. 12, pp. 1772-1784

Lee B. C., Ipek E., Mutlu O., Burger D., Architecting phase change memory as a scalable dram alternative, in Proceedings of the 36th Annual International Symposium on Computer Architecture, ser. ISCA ’09.

Qureshi M. K., Srinivasan V., Rivers J. A., 2012, Scalable high performance main memory system using phase-change memory technology, in Proceedings of the 36th Annual International Symposium on High-Performance Comp Architecture (HPCA)

Wong H.-S. P., Raoux S., Kim S., Liang J., Reifenberg J. P., Rajendran B., Asheghi M., Goodson K. E., 2010, Phase change memory, Proceedings of the IEEE, Vol. 98, No. 12, pp. 2201-2227

Nair P. J., Chou C., Rajendran B., Qureshi M. K., 2015, Reducing read latency of phase change memory via early read and Turbo Read, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), Burlingame, CA

Rashidi S., Jalili M., Sarbazi-Azad. H., Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels, ACM Trans. Archit. Code Optim. 15, 1, Article 12 (April 2018), 31 pages.

Awasthi M., Shevgoor M., Sudan K., Rajendran B., Balasubramonian R., Srinivasan V., 2012, Efficient scrub mechanisms for error-prone emerging memories, IEEE International Symposium on High-Performance Comp Architecture (HPCA), New Orleans, LA