Mobile QR Code QR CODE

※ The user interface design of www.ieiespc.org has been recently revised and updated. Please contact inter@theieie.org for any inquiries regarding paper submission.

Journal Search

  1. Home
  2. Archive
  3. 2022-04 (Vol.11 No.02)
  4. 10.5573/IEIESPC.2022.11.2.140
XML PDF INFO REF

REFERENCES

1 
National Institute of Standards and Technology (NIST) , Nov. 2001, Advanced Encryption Standard (AES), Federal Information Processing Standards (FIPS) publication 197Google Search
2 
Lee D., Kim Y., 2021, Design of a Light-Weight Key Scheduler for AES using LFSR for IoT Applications, IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia), pp. 1-2DOI
3 
Kumar P., Rana S. B., 2016, Development of Modified AES Algorithm for Data Security, Optik, Vol. 127, No. 4, pp. 2341-2345DOI
4 
Abdelrahman A. A., Fouad M. M., Dahshan H., Mousa A. M., 2017, High Performance CUDA AES Implementation: A Quantitative Performance Analysis Approach, Computing Conference, pp. 1077-1085DOI
5 
Gilmore R., Hanley N., O'Neill M., 2015, Neural Network based Attack on a Masked Implementation of AES, IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 106-111DOI
6 
Hajihassani O., Monfared S. K., Khasteh S. H., Gorgin S., 2019, Fast AES Implementation: A High-Throughput Bitsliced Approach, IEEE Transactions on Parallel and Distributed Systems, Vol. 30, No. 10, pp. 2211-2222DOI
7 
Gaj K., Chodowiec P., 2009, FPGA and ASIC Implementations of AES, Cryptographic Engineering, pp. 235-294DOI
8 
Mestiri H., et al. , 2016, A High-Speed AES Design Resistant to Fault Injection Attacks, Microprocessors and Microsystems, Vol. 41, pp. 47-55DOI
9 
Yu W., Köse S., 2017, A Lightweight Masked AES Implementation for Securing IoT Against CPA Attacks, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 64, No. 11, pp. 2934-2944DOI
10 
Soliman S. M., Magdy B., Abd El Ghany M. A., 2016, Efficient Implementation of the AES Algorithm for Security Applications, IEEE International System-on-Chip Conference (SOCC), pp. 206-210DOI
11 
Ueno R., Morioka S., Homma N., Aoki T., 2016, A High Throughput/Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths, International Conference on Cryptographic Hardware and Embedded Systems, pp. 538-558DOI
12 
Zodpe H., Sapkal A., 2020, An Efficient AES Implementation using FPGA with Enhanced Security Features, Journal of King Saud University - Engineering Sciences, Vol. 32, No. 2, pp. 115-122DOI
13 
Soltani A., Sharifian S., 2015, An Ultra-High Throughput and Fully Pipelined Implementation of AES Algorithm on FPGA, Microprocessors and Microsystems, Vol. 39, No. 7, pp. 480-493DOI
14 
Srinivas N. S. S., Akramuddin M., 2016, FPGA based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption, International Conference on Electrical Electronics and Optimization Techniques (ICEEOT), pp. 1769-1776DOI
15 
Liu Q., Xu Z., Yuan Y., 2015, High Throughput and Secure Advanced Encryption Standard on Field Programmable Gate Array with Fine Pipelining and Enhanced Key Expansion, IET Computers & Digital Techniques, Vol. 9, No. 3, pp. 175-184DOI
16 
Pammu A. A., Chong K. -S., Lwin Ne K. Z., Gwee B. -H., 2016, High Secured Low Power Multiplexer-LUT Based AES S-Box Implementation, International Conference on Information Systems Engineering (ICISE), pp. 3-7DOI
17 
Zhang X., Parhi K. K., 2004, High-Speed VLSI Architectures for the AES Algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 9, pp. 957-967DOI